2. Device fabrication The effect of Channel Hot carrier (CHC) stress under typical analog operating conditions is studied for the first time for single halo (SH) p-MOSFET devices. The SH devices show less degradation under identical operating conditions compared to conventional MOSFETs. The effect of SH implant parameters on device degradation is presented.
Introduction
The current CMOS scaling is driven by the requirements from the logic applications point of view, namely speed and power dissipation. However, the performance of analog or mixed-signal circuits does not necessarily improve, with successive CMOS generations. Recently, single halo (SH) MOSFETs are proposed for mixed signal applications in view of their superior analog performance characteristics such as gain, transconductance, output resistance etc [l] . The SH devices have already been suggested for low power digital circuits due to higher current drive by exploiting the velocity overshoot phenomenon [2] . Figure 1 shows the ID-VD characteristics for the SH and conventional pMOSFETs having a channel length of 0.25pm, at different gate overdrive voltages. SH devices show a higher current drive compared to conventional PMOS devices. In this paper, we investigate the hot carrier degradation behaviour of SH and conventional pMOSFETs using specific stress techniques related to the operating conditions of analog applications. The degradation of analog device parameters due to Cannel Hot carrier (CHC) stress, under various circuit operating conditions, is presented for conventional and SH pMOSFETs.
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The devices used in this work are p-channel conventional and Single Halo (SH) MOSFETs fabricated on the same wafer using the bulk CMOS technology [3, 4] . The channel implant (Arsenic) for conventional devices is carried out before the gate oxidation, while for the SH devices a tilted channel implant was done after the gate stack formation. Gate oxide (3.7nm) was grown in dry O2 ambient followed by in-situ anneal. Shallow SDE junctions were formed using BF2 implantation. In our fabricated SH devices the dose and energy of the Arsenic ion implant are optimised to have a similar Vt for SH PMOS devices as that of conventional p-MOSFETs. The schematic of the fabricated SH devices is shown in figure  2 along with the simulated doping profiles for the SH and conventional p-MOSFETs, for a drawn gate length of 0 . 2 5~.
Experimental Setup
The MOS device operation between digital and analog conditions differs si@icantly, resulting in different stress behavior for both cases [5] . To study the Channel Hot Carrier (CHC) stress under analog operation, the critical device parameters like transconductance (gm), output conductance (gDs), drain current under linear and saturation bias conditions (ID,h and ID,+& respectively) and, more specifically, the intrinsic gain (gm/gDs) are studied on virgin conventional and SH PMOS devices under normal mode (NM, having halo implantation at the source end) and reverse mode (RM, having halo implantation at the drain end) operation, achieved by reversing the source and drain.
To achieve length and doping independent stress conditions, all the devices under study are stressed with variable injected charge (QB,stress=SIB,streSs(tstress)dtstress) for different channel lengths and channel doping conditions. The substrate current (IB), which is continuously monitored The applied VD,stress is between -4.W to -5.W for different channel lengths such that the stress times are in the same order of magnitude for equal injected charge (QB,=ess) values. The gate voltage applied is such that the transistor is operating at IB=IB,, condition.
Different device parameters crucial for analog applications under saturation mode of operation are measured with devices biased at VDs=lV. For the same drawn channel lengths (L&-), SH and conventional devices are biased at identical drain current levels with the gate overdrive Vm=O.3V fixed. Post-stress measurement conditions are kept identical to the pre-stress measurements.
AC small signal transconductance (g,) is measured using HP 4284 LCR meter at a frequency of 1OOKHz. For the charge pumping measurements, the gate of the MOS transistor is connected to a pulse generator, with source and drain shorted. The drain current is measured with the substrate grounded. All the charge pumping measurements are done at a constant pulse top level for PMOS devices.
4.
Results and discussion Figure 3 shows the initial charge pumping current (b) of' p-channel SH and conventional transistors measured using the variable Vbase, with the V, fixed at 1.5V. It has consistently been observed that the saturation charge pumping current (&,) in the unstressed SH device is higher compared to the Fp in the conventional devices. It has also been observed that the lower tilt angle (7") implanted devices show lower charge pumping currents compared to higher tilt angle cases. This can be attributed to the fact that the higher tilt angle results in higher implant damage to the gate oxide (wider gate area), which is not completely annealed out in PMOS devices due to the restrictions on thermal budget. It should be noted that the halo implantations are done after the gate stack formation, unlike in the conventional MOSFET process, where the channel VT 0-7803-7416-9/02/$17.00 02002 EEE.implant is done before the polysilicon deposition and pattern. Hence, halo formation process results in implantation induced damage to the ultra thin gate oxide at the oxide edges. Higher tilt implant results in more length of gate oxide being exposed to implantation damage.
dependence of normalised charge pumping The We have also compared the relative degradation in the case of SH PMOS devices under normal mode (with halo doping at source side of channel) and reverse mode (with halo doping at the drain end). It has been observed that, for the same injected charge, SH PMOS devices in reverse mode 0-7803-7416-9/02/$17.00 02002 EEE. 37 of operation show less charge pumping current degradation compared to the device in the normal mode of operation. been noticed that, for conventional devices, the linear current degradation is a factor of 2-3 higher compared to the SH (under normal operating mode) devices. The degradation in the linear current is higher when the SH devices are operated in the reverse mode. In the reverse mode, the higher electric field, which results due to the halo being near the drain side, is responsible for the higher degradation. The drain current degradation in the linear mode of analog operation is directly proportional to the ratio of damaged region to the effective channel length i.e. ( A I D~/ I D~) -( L h a g J L e f i ) [7] . Thus, the normalised drain current degradation is a direct measure of Lhage. It can therefore be inferred from figure for the devices under study, under a particular stressing condition, is shown in figure 6 .
As illustrated in figure 6 , the peak lateral electric fields are highest for SH-RM operation. The conventional devices have higher lateral fields than the SH-NM operation. This is expected, since non-uniform doping across the channel results in more uniform inversion charge density (WC,(VGs-V,(y)-V(y)) in SH (normal) devices compared to conventional devices. This results in uniform lateral electric field profile with higher value at the source end and hence, lower drain end electric fields for SH (normal) devices, compared to conventional devices.
Saturation current and small signal g , degradations are shown in figures 7 and figure 8 respectively. As can be seen, the saturation drain current degradation is more for conventional p-MOSFETs compared to SH devices. The NM and RM SH-MOSFET operation shows identical degradation, though a difference can be found with RM operation showing higher degradation for higher injection charges (higher QB). Figure 8 shows the small signal g, degradation, which is qualitatively similar to the drain current degradation in saturation region of analog operation. Since much of the device damage takes place close to the drain region during hot-carrier stress, it doesn't show up (for transistor saturation condition) as a difference in device degradation for the FM and RM operation, since the damaged region is excluded in saturation mode of operation. Figure 9 compares the intrinsic gain degradation of independent MOSFET structures under saturation conditions. The devices are characterised at VDplV. This parameter is a measure of the maximum achievable single device amplification. This again illustrates that degradation for conventional PMOS devices is higher compared to SH devices, with NM and RM-SH devices showing identical damage upto about 0.1 Amp-sec injected charge, thereafter SH devices, under reverse mode, tend to show higher degradation. These results are expected since higher channel electric fields during stress, for RM-SH devices (for identical drain biases), result in higher interface damage. When the MOSFET is operating in the linear region, the damaged region is included in the active channel region (Lwge>Lpmcls0& giving rise to a higher device degradation compared to the saturation region of device operation. We also studied the degradation dependence of analog parameters, for conventional and SH (NM operation) devices, as a function of drawn channel lengths (Lh-). The: devices used in this study are conventional and SH devices fabricated on the same wafer, as discussed earlier. As can be seen in figure 10 , the degradation increases as the channel lengths are scaled to 0.25pm. Conventional and SH devices show a higher charge pumping and linear current degradations at shorter channel lengths. Linear current degradation is a direct measure of Lhage, as (.hT~,linlI~~in)oc(L~,~~,si). As illustrated in figure 1'1, this implies that the ratio of Lhage to the total channel length, is higher in the case of short channel lengths, compared to longer channel devices. Conventional devices show a much higher drain current degradation in linear mode of operation, 0-7803-7416-9/02/$17.00 02002 EEE. 39 at identical injection charge conditions, compared to SH devices. At lower injection charge conditions ( QB,stre,s=0.05As), the difference in degradation behaviour of conventional and SH devices is reduced, compared to QB,stress=0.5Amp-~e~. Figure 12 shows the AC small signal transconductance (g,) degradation with scaling for conventional and SH devices. The degradations is always higher for shorter channel lengths, with conventional devices showing much higher g , degradation, compared to SH devices.
Conclusions
Physical reasons for higher interface degradation, as a function of tilt angle parameters, for SH structures, are discussed in this paper for the first time. It h h been shown that SH MOSFETs consistently outperfom conventional structures in terms of analog performance and reliability. We have also observed that the SH devices exhibit different degradation behaviour for analog parameters in linear and saturation mode of operation, which is explained with the help of device simulation results. The channel length scaling issues for analog performance and reliability has also been presented for SH and conventional p-MOSFETs.
